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FOREWORD 
The purpose of the study being performed under contract NAS 1-7340 is to continue 
to investigate the feasibility of thick film active devices fabricated solely by means of 
screen-printing techniques o r  other nonvacuum-deposition methods. 
The main effort can be divided into the following tasks: 
The development of precision printing processes to obtain the required 
dimensional accuracy of the TFT configuration. 
The investigation of materials properties and compatibility. This includes 
an analysis of the functional characteristics of the various materials and 
component combinations in an effort to determine optimum parameters. 
The preparation of a simple circuit as a vehicle to demonstrate the useful- 
ness of thick film active devices as integral parts of all-printed thick film 
circuits. 
This study was conducted by the Defense Microelectronics activity (DME) of RCA 
Defense Electronic Products in its Somerville, N. J . ,  facility. Mr. M. R. Sherman 
was Project Leader forthis program. 
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THICK FILM ACTIVE DEVICES 
By W. Laznovsky 
Abstract Prepared by R. Stermer 
The potential of randomly oriented screen-printed LdS layers as a basis for 
insulated gate field effect transistors has been established. The applicatioc of these 
layers in an all screened thick film transistor has had little success (very low gm 
and drain currents w e r e  obtained). The principal difficulties were  surface layer 
roughness, and contamination of the channel region by electrode and dielectric layers 
during sintering. 
A detailed analysis of these difficulties was made. Studies in screen printing 
dimensional control resulted in the development of a new precision press capable of 
depositing channel lengths of the order of 1 mil. 
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Section I 
INTRODUCTION 
I 
This report covers the period from May 1967 to May 1968. The potential of 
using a screen-printed cadmium-sulfide layer as a semiconductor for field-effect 
amplification devices was established during the Applied Research in Tkick Film 
Active Devices contract (see Final Report No. 66266, December 1966). The main 
emphasis of this program was  then directed toward the development of techniques to 
deposit thick-film materials that are compatible with this type semiconductor. It 
should be noted that all TFT structures, whether called "thin film" or  "thick film" 
TFTs when discussed in this report, are  based exclusively on screen-printed layers 
of cadmium sulfide as semiconductor. 
Various conducting and insulating pastes that are commercially available were 
used and evaluated with regard to their physical parameters. 
In order to deposit the components whose dimensions a re  critical (i. e. , source, 
drain, and gate electrodes) within the required accuracy, a precision-printing ap- 
paratus was built and evaluated. This printer utilizes an optical alignment system 
to ensure the proper accuracy. Source-drain gap widths approaching 1 mil were 
printed with a photo-etched metal-sheet aperture mask. 
Several types of TFT structures were  fabricated to evaluate form factors, 
materials, interfaces, etc. Extensive testing was  conducted in order to analyze 
TFT structures and materials. These tests included X-ray diffraction, electron 
microscope photographs, mass spectrographic analysis, and measurements for Hall 
electron-mobility . 
Section I1 
THIN AND THICK FILM TRANSISTOR STRUCTURES 
A. THIN FILM TRANSISTOR 
The original active devices based on screen-printed cadmium-sulfide semi- 
conductors utilized vacuum-deposited aluminum films for the source, drain, and 
gate electrodes, and a vacuum-deposited silicon-monoxide film as a gate insulator. 
The basic arrangement of these elements is shown schematically in a cross- 
sectional view in Fig. 1; the elements are  not drawn to scale. The following are  the 
approximate thicknesses of the various elements: 
Vapor-deposited metal films 1000 ;i 
Gate insulater 2000 K 
Silk-screened CdS layer 2.5prn 
Substrate 25 or 40 mils 
Channel width varies between 0 , l  mil and 10 mils 
A channel width of 0.1 mil is produced by using a tungsten wire 0.1 mil in diameter 
as a masking element. A channel width of 10 mils is produced by utilizing separate 
evaporation steps for the source and drain electrodes; the same mask aperture is 
properly shifted and used in each of the two steps. 
A precision mask changer that allowed all the various alignment steps to be per- 
formed was used in conjunction with a multiple-evaporation source, so that all thin 
film processing could be done in one pump-down cycle. The CDS layer was prepared 
by using conventional thick film methods that a re  described later in this report. 
Whenever it was necessary to align patterns outside the bell jar, such as in the 
fabrication of intermediate structures (see Figs. Id  and le), a fixture that allowed 
the visual inspection of mask-substrate alignment for opaque substrate materials 
was used. Figures 2 and 3 show this alignment fixture without and with the mask- 
substrate holder on top of it. 
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(a) "Thin f i lm"  T F T  
S, D, G are vacuum- deposited Ai 
G I  is  vacuum-deposited Si 0 
I 
0 
GI G 
I SUBSTRATE I 
(e) "Thick f i lm" TFT 
S, D, G are printed Au 
G I  is printed Ba Ti O3 
S D G GI 
GI .:. ... .- . . .  . .. . .  G 
I 
I SUBSTRATE 
(d) Intermediate TFT 
S, D are printed Au 
G is vacuum-deposited AI 
G I  is vacuum-deposited S i 0  
S = source electrode 
D = drain electrode 
G = gate 
I SUBSTRATE I 
( e )  Intermediate TFT 
G is printed Au 
G I  is  printed Ba Ti O3 
S, D is vacuum-deposited AI 
GI = gate insulator 
SC = semiconductor 
(screen-printed CdS in all cases) 
Fig. 1. Cross-sectional view of various TFT structures. 
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Fige 2. Mask-substrate alignment fixture for opaque substrates (ceramic wafers) .,
Fig, 3, Mask-substrate alignment fixture with mask-substrate 
holder in position, 
4 
The basic set-up is shown in Fig. 4. A light source illuminates the substrate from 
the bottom through the mask aperture. A beam splitter allows the visual inspection of 
tho (opaque) substrate-mask alignment through a microscope without having to invert 
the substrate fixture or to use an inverted-type microscope. 
The devices fabricated in this way showed surprisin S -  
conductance values as high as 1000 microsiemens, with good saturation characteristics, 
and IDo less than 1 microampere (as described in the 1966 Final Report ). 1 
One modification of this TFT is indicated in Fig. lb. A double-gate configuration 
replaces the single-gate configuration. It was found that the voltage of the gate over 
the drain area controlled the transconductance of the device (with the step voltage ap- 
plied to the gate overlapping the source area of the channel). 
OPAQUE 
SUBST RAT E 
I-- - I  MASK 
BEAM 
SPLITTER 
LIGHT SOURCE 
- 
MICROSCOPE 
Fig. 4. Schematic of the mask-opaque-substrate alignment 
fixture. 
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The objective of this contract was the investigation of TFTs consisting of screen- 
printed and compatible structures, as well as materials and interfaces. 
experimental workwith thin film TFTs was  discontinued when it was  e 
a screen-printed CdS layer could be used as a semiconductor for f i  
B. THICK FILM TRANSISTOR 
The basic configuration of the all-thick-film TFTS is shown in Fig. IC. The . 
electrodes and the gate insulator must be positioned under the CdS layer'because the 
high-temperature firing cycles for these layers must be carried out before the CdS is 
deposited. However, this "inverted coplanar structure" cannot be used for the thin 
film device because the sintering process required for the CdS layer would corrode 
and destroy the thin film components. 
The thickness of the electrode layers (generally fabricated of gold) and the 
gate insulator (barium titanate) is approximately 1 mil. The channel width is main- 
tained between 1 mil and 3 mils by using the precision printer described later in this 
report. 
Figure 5a shows the typical arrangement of three thick film active devices on an 
alumina substrate. The characteristics of the thick film transistors fabricated were 
less then desired. Typical characteristics of these devices can be seen in Figs. 5b 
and 5c. 
C. INTERMEDIATE STRUCTURES 
Typical intermediate structures are shown in Figs. Id and le. These devices 
consist partly of thin film components made to pin-point certain difficulties connected 
with thick film processing. Almost all these structures were deposited onto ceramic 
substrates, primarily of alumina and 725 mils by 500 mils by 40 mils in size. 
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Fig. 5a. Three thick-film active devices on ceramic 
wafer. (Approximate magnification: 6X) 
5 V/div 
5 V/step 
m= 4ps 
Fig. 5b. Typical characteristics 
of thick-film transistor. 
5 V/step 
9,=4 p s  
Fig. 56. Typical characteristics 
of thick-film transistor. 
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Section z1c[ 
A precision mask changer was used for the fabrication of TFTs with thin film 
components. This changer is shown in Fig. 6. It is used in the following manner: 
(1) the substrate is mounted on a three-dimensional micropositioner, and (2) the 
mask is attached to a two-dimensional micropositioner. Both elements can be moved 
from outside the bell jar by means of vacuum-sealed rotary-motion feed-throughs. 
The substrate is in a vertical direction, and the mask is in a lateral, horizontal 
direction, thus allowing precise alignment of the channel with the gate electrode. 
Figure 7 shows a typical TFT pattern. The masking elements for the source- 
drain channels were thin tungsten wires ranging from 0.1 to 1 mil in diameter. 
B. PRECISION PRINTING 
In order to achieve a pattern precision for screen-printed devices comparable 
to that achievable with vacuum-deposited films, it was necessary to find a new ap- 
proach to precision thick-film printing. 
A two-step process was implemented to replace the conventional one-step 
process. First, the principle of one-step deposition of the source-drain 
configuration by utilizing a channel-masking element, such a s  a thin wire,  was 
abandoned. The two-step process first requires the printing, drying, and firing of 
one electrode. The aperture is then shifted laterally, and in a second printing step, the 
second electrode is deposited through this same aperture, so that the desired source- 
channel-drain configuration is achieved. This two-step method has a distinct advantage 
over the one-step process because the technician is free to print any channel width, 
8 
Fig, 6.  Precision mask changer, 
9 
Fig. 7. TFTs with vacuum-deposited source, drain, and gate electrodes 
with Si0 insulator on top of screen-printed CdS layer. 
(Approximate magnification: 5X) 
regardless of ink flow, without having to provide a new mask for each channel dimen- 
sion. This principle of consecutive source-drain deposition is, of course, applicable 
to vacuum deposition, and has been used in an effort to find a correlation between gap 
width and transconductance values of thin film TFTs. 
The most critical step in this type process is the mask-substrate alignment for 
the second printing step. Since no commercial thick film printer available at this 
time provides accuracy sufficient for this purpose, a prototype precision printer 
with a simple optical alignment system was designed and used for the fabrication of 
all-thick-film TFTs in this program. 
Figures 8 and 9 show this Precision Thick Film Printer. The printer is used 
in two basic positions. Figure 8 shows the printer set for alignment; Fig. 9 shows the 
printer set for printing. Figure 10 shows the optical system. Additional information 
on this printer is contained in the Appendix. 
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Fig. 10. Optical alignment of the Precision Printer 
(Side view). 
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The mask used with this printer consists basically of a molybdenum sheet 2 mils 
thick that is mounted on a frame 5 inches by 5 inches. The aper 
etched; the edges are defined by precision lines on the substrate side of the sheet; a 
mesh-type screen (also photoetched) is used to guide 
side of the molybdenum sheet ( 
shown in Fig. 11. Although the pho 
tolerances, the precision of the printed pattern depends on various factors, such as 
ink viscosity, surface roughness, squeegee pressure, etc. 
es axe photo- 
A procedure to evaluate the performance and usefulness of this printer was 
conducted by printing approximately sixty source-drain-gap patterns, similar to those 
shown in Fig. 12, and measuring the average channel width. The aim was a minimum 
gap width without electrically shorting the two gold layers. 
SQUEEGEE 
w 
} MASK 
SUBSTRATE 
Fig. 11. Principal arrangement of squeegee, mask, and substrate. During 
the printing step, the mask is in contact with the substrate 
(not drawn to scale). 
14 
Fig. 12. Precision-printed gold layers forming source-drain gaps. 
(Approximate magnification: 9X) 
A s  expected, a large number (about half of all patterns) were found to be shorted. 
The gap width distribution versus number of samples is shown in Fig. 13. A highly 
magnified picture of part of a gap is shown in Fig. 14. 
From these data it can be concluded that the precision printer is a very useful 
tool for the fabrication of precision thick film patterns and that it provides accuracy 
of alignment. Optimized conditions, such as 1.) a smooth substrate surface; 
2.) a thin wire mesh screen (instead of the relatively thick metal-sheet mask); and 
3.) an ink with good viscosity are necessary to achieve the resolution possible with 
vacuum-deposited film patterns, 
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I 
ORTEO GAPS ( N O  GAP)  
I 
0 I 2 3 4 5  6 7 0 
G A P  WIDTH (MILS) 
Fig. 13. Distribution of printed source-drain gap widths 
(approximately 50% of samples were shorted). 
++ I m i l  
Fig. 14. Part  of source-drain gap (400X). 
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Section IV 
A. SUBSTRATE 
Two types of ceramic substrates were used throughout this program. Each was 
basically of alumina from the American Lava Corporation. 
The first type, measuring 725 mils by 500 mils by 40 mils, and designated 
AISiMag 576 consisted of approximately 85% alumina. Its use gave good results and 
did not seem to have any detrimental effects on any of the film materials used, includ- 
ing the CdS. The surface roughness was measured with a Tallysurf instrument and 
found to be approximately 0.1 mil. 
The second type, measuring 750 mils by 500 mils by 25 mils and designated 
AlSiMag 614, consistedof approximately 96% alumina. It was determined that the AlSiMag 
614 contained impurities which contaminated the CdS films. 
It was not possible to produce any working TFTs with these substrates. 
€3. CONTACTS 
Aluminum was used exclusively as thin-film contacts on top of CdS layers, 
since the aluminum is known to give good ohmic contacts and since it provides the 
most stable and best insulating gate-dielectric-semiconductor combination. The 
0 
monitored visually during the evaporation process to about 1000 A 
(opaque film); it provided sufficient conductivity and stability. Gold films were not 
used as thin-film contacts, because gold is known to form blocking contacts on top of 
CdS layers, regardless of whether it is vapor-deposited or silk-screened. 
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Thick film contact layers can, of course, be applied only before the deposition of 
the CdS layer, because the required firing temperature for the metal layers would 
otherwise destroy the CdS semicon 
first, followed by the 
were made with thi 
it was found that the 
process for the CdS destroyed the thin films. 
Efforts to apply thick vacuum-deposited films (more than 10,000 thick) en- 
countered difficulties with regard to adherence, especially at higher temperatures. 
Several types of inks were tried. These included DuPont gold paste No. 8115, 
DuPont gold-platinum paste No. 7553, DuPont gold-palladium paste No. 8083, and 
Engelhard gold-palladium paste No. 1132. DuPont gold paste No. 8115 gave the best 
results with regard to the uniformity of the insulator and semiconductor layer on top 
of it. 
The printing process was performed with the precision printer and photoetched 
mask shown in Fig. 11. A bottom view of the apertures is shown in Fig. 15. 
printing step was followed by a drying period of 30 minutes a t  150°C in a drying oven. 
The firing cycle immediately after the drying step was carried out in a muffle oven at 
a temperature of approximately 1000°C. The resulting films were approximately 1 
mil thick with a surface roughness in the same range as the ceramic substrate; i. e., 
about 0 .1  mil. 
The 
In order to provide a smoother gate-insulator interface, several attempts were 
made to reduce this metal-layer surface roughness by etching it with aqua regia and 
polishing it with various materials. The most effective tool for this purpose was found 
to be a medium-hard pencil eraser of a motor-driven type (Bruning No. 87-100). 
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Fig. 15. Apertures on photoetched mask for printed TFT electrodes. 
(Approximate magnification: 2.4X) 
The electrical contact properties of the Au-CdS interface were briefly investi- 
gated and found to present no major problem with regard to the function of the TFT. 
Although initially forming a blocking contact, the barrier breaks down irreversibly 
upon the application of a reverse voltage greater than one-half volt (see Fig. 16). 
In order to eliminate any possible detrimental effects caused by the gold contacts, 
the intermediate structure (shown in Fig, l e )  was fabricated and tested, No measur- 
able difference could be detected, whether the thick-film gold layers underneath the 
CdS layer or  the thin-film aluminum contacts on top of the CdS layer were used a s  
source and drain electrodes. This wa confirmed by the fact that no mea 
dark drain current could be detected at any gate bias up to 50 V. 
Mass spectrometric analysis of the gold layer showed large amounts of impurity 
additives, mostly lead and silicon, which may play a significant role in the failure 
19 
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VOLTAGE 
Fig. 16. Current-voltage charac,aristics of a printec Au-CdS contact. 
mechanism of the final TFT. These contaminants are part of a lead-glass frit added 
purposely to the gold paste to achieve better adherence to the ceramic substrate. 
C. DIELECTRIC GATE INSULATOR 
The standard evaporation procedure for Si0 high-vacuum deposition was employed 
for the formation of the gate insulator of thin film TFTs. The film thickness was 
monitored optically to three-quarter wave lengths of green light; i. e. , 2250 
Pinhole-free layers were obtained. Gate voltages up to 20 V were  insulated de- 
spite the considerable degree of surface roughness of the semiconductor. There 
seems to be, however, a correlation between atmospheric humidity and insulating 
characteristics of the Si0 film. Very few cases of gate shorts were  experienced 
during dry weather. However, it was practically impossible to obtain gate insulation 
during humid periods, especially during the summer, even when all thin-film 
thick. 
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deposition steps were carried out in one pump-down cycle; i. e., without opening the 
bell jar  immediately prior to o r  after the Si0 evaporation. 
With the dielectric constant around 6, an area 
b n gate and semic 
5 e electrode measuri 
An Si0 film was applied under the CdS layer of an otherwise thick film TFT and 
tested. Samples of this nature failed because of the corrosive action of the chlorine 
vapor released during the CdS firing cycle. This process is similar to the thin-film 
metal-contact corrosion mentioned above. 
In addition, experiments were carried out on Si0 deposited by the decomposition 2 
of silane: SiH + 20-Si02 i- 2H20. The structures fabricated using silane had 4 2 
shorted gates due to pinholes in the oxide. 
Two materials were chosen for the preparation of the silk-screened dielectric 
These a re  DuPont inks No. 448-6950R and insulator layer for the thick film TFT. 
No. 448-8094R. Both materials were chemically analyzed and found to consist essen- 
tially of barium titanate. 
Only the first type was actually used for this program, since it was available earlier. 
The ink was screen-printed with a commercial printer (Presco) through a 200-gauge 
wire-mesh screen, dried at 125°C for 15 minutes, and then fired in a muffle oven at 
1000°C for 45 minutes. 
The dielectric constants were 400 and 800, respectively. 
Several test capacitors were prepared in the form of a gold-dielectric-gold con- 
figuration. The capacitances were found to be 100 pF/mm2 for a dielectric film 
thickness of 1 mil. This is equivalent to a 4500-A-thick Si0 film. The loss factor 
was found to increase from 0.05 measured at a frequency of 1 kHz to 0.5 at 100 kHz. 
Efforts were made to increase the gate capacitance by reducing the dielectric 
layer thickness. Butyl carbitol acetate was used to dilute the titanate ink, and a 
photoresist spinner was employed to thin out the layer in its wet state prior to drying 
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and firing. The thickness was finally decreased to about 0.1 mil; however, discon- 
tinuities and nonuniformities leading to poor dielectric strength were encountered. 
The surface roughness of the layers was also in the same range as the s 
ness; i. e . ,  about 0.1 mil. 
D. SEMICONDUCTOR 
The semiconductor material used exclusively during the entire program was 
screen-printed cadmium-sulfide developed previously for photo-cell fabrication at 
the RCA Mountaintop, Pa., facilities. 
The semiconductor material is prepared a s  a viscous ink. In addition to the 
highly purified CdS, the ink contains cadmium chloride as  a flux and copper chloride 
to provide acceptor levels in the final CdS thus reducing the dark current to a mini- 
mum. This type ink, as described by H. Bube,' provides an n-type photosensitive 
semiconductor on top of a ceramic substrate. Photo-cells fabricated with this mate- 
rial show a high photoconductive gain (several orders of magnitude) that indicates a 
relatively high electron mobility (up to SO cm2/Vs as well as a substantial carrier 
lifetime due to a low density of traps and recombination sites. The low density, es- 
pecially of surface states that occur in combination with materials like SiO, makes 
the material extremely attractive for field effect devices, such as the thick film TFTs, 
Other advantages are the high dark resistivity (low ID*) and the simplicity of fabrica- 
tion. However, there are serious drawbacks, such as the inevitable surface roughness 
(in the micrometer range), and the corrosive action of vapors released during the 
sintering process (mainly chlorine dissociating from the chloride additives). This 
fact makes it mandatory that any thin films be applied only after the CdS is deposited. 
The CdS ink was printed with a commercial printer (Presco) through a 2OO-gauge 
stainless-steel wire-mesh screen and dried at 125°C for 15 minutes. The sintering 
step took place in a muffle oven at 600°C for 30 minutes in normal atmosphere. The 
thickness of the films obtained in this way was between 2 and 3 micrometers. The 
resistance varied with illumination, and was found to range from greater than lo6  ohm- 
centimeters in the dark to approximately 10 3 ohm/centimeters at ambient light levels. 
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E. CIRCUIT 
Although no working TFT models were achieved, a circuit i 
was designed. 
A multivibrator circuit (shown 
simply demonstrate the utility of a 
resistors, and two thick film transistors. The whole circuit consisted entirely of 
thick printed layers. This circuit is shown in Fig. 18. 
The sequence of deposition was to first put down all passive components, and 
then the TFT semiconductor (the CdS layer), as the last element. By careful planning, 
the long delays usually associated with mask design and fabrication were avoided. 
23 
Fig. 18. All-  thick-film multi vib rator circuit (Approximate 
magnification : 5X). 
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Section V 
ANALP 
The potential of CdS semiconductor as a basis for insulated-gate 
transistors has been proven by the fabrication and testing of active devices with 
screen-printed cadmium-sulfide layers and thin-film electrodes and insulators 
The modification of these devices - i. e., the replacement of the thin film com- 
ponents with thick film layers - has not produced useful results thus far. 
great deal of effort was devoted to the analysis of the thick-film transfer struct- 
ure. 
detected. 
A 
Material interface problems that require further investigation have been 
There a r e  a number of basic differences in the processing techniques as well as 
in the configurations of these two types of TFTs. The thin film devices utilize a CdS 
layer fabricated under well-proven and optimized conditions; all the subsequent fab- 
rication steps a re  carried out at room temperature in an extremely clean vacuum 
environment. On the other hand, the CdS layer in the thick film devices is exposed to 
a variety of different materials, such as the impure gold layers and the barium- 
titanate dielectric layer during the sintering cycle. Analysis was made to deter- 
mine diffusants, trapping sites, etc. The reaction of the various materials during 
processing was also explored. 
Furthermore, it is important to realize that the active part of the semiconductor 
3 channel is only about 1000 
semiconductor insulator interface is more important than is the bulk of the semi- 
conductor. In the thin film devices, this interface consists of the undisturbed CdS 
surface lOO%-coated with the vacuum-deposited Si0 film, regardless of the CdS sur- 
face roughness, In the thick film devices, however, the active area is near the 
deep (according to Waxman ), which means that the 
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bottom surface of the CdS layer that is presumably in much poorer ntact with the 
underlying and equally rough barium titanate layer underneath. In addition to these 
topological differences, it can also be assumed that th 
cantly lower trap density, thus causin 
charges in comparison with the BaTi03 lay 
CdS surface is with regard to the gaseous envir 
in a recent analysis, ) 
Several attempts were made by the RCA Laboratories to isolate and rectify the 
specific causes of failure. These are described in the following paragraphs. 
A. MOBILITY MEASUREMENTS 
The Laboratories tested a number of CdS layers fabricated under various condi- 
tions. Mobility measurements were  conducted in an effort to determine whether a 
correlation exists between the electron mobility values and the fabrication procedures. 
The measurements were made according to a standard method: with the CdS brightly 
illuminated (to increase its conductivity) in a magnetic field of 3 kilogauss, Hall volt- 
ages were measured at both current directions and both field directions. Four basic 
structures were investigated: 
(a) 
@) 
(e) 
(d) 
Plain CdS layer on a ceramic substrate; 
CdS layer on top of the BaTi03 layer; 
CdS layers co-sintered with wafers carrying Au layers; and 
CdS layers co-sintered with wafers carrying BaTiOQ layers. 
The procedure was the same for all measurements. The CdS layer (approxi- 
mately 0.1 mil thick) and the other layers (approximately 1 mil thick) were deposited 
on a ceramic wafer measuring 725 mils by 500 mils by 40 mils (American Lava 
AlSiMag 576). Multiple contacts were made with liquid metals (Viking LS 232) based 
on a mercury-indium eutectic alloy. 
. 
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Although previous tests of plain CdS layers made at the RCA photocell facilities 
2 
in Mountaintop, Pa., showed mobility values up to 80 cm /Vs, measurements of sam- 
ples prepared in Somerville (i. e. , CdS ink obtained from Moun 
Somerville) showed ron mobilities b 
point of this test 
through (d), no 
dependence on environmental conditions, such as illumination, atmosphere, etc. ) 
s is to compare the m 
made to interp 
Samples (b) were prepared in the same way as samples (a) except that prior to 
the CdS deposition a l-mil thick BaTiOg layer was printed, dried, and fired directly 
on the ceramic wafer. The CdS layer on top showed mobility values between 35 and 
60 cm /Vs, a value not essentially different from that for the samples (a). 2 
Samples (c) were prepared as were samples (a). However, during the firing of ’ .  
the CdS in the furnace a number of wafers carrying previously fired titanate layers 
(DuPont No. 448-6950 R) were also present in the furnace. This test was made in 
order to determine whether any gaseous interaction, caused possibly by the action of 
the extremely corrosive chlorine gas released from the CdS, takes place. The Hall 
electron mobility was found to be between 40 and 50 cm /Vs, again not different from 
that of samples (a) and (b). 
2 
I Samples (d), co-sintered with wafers carrying gold layers (DuPont No. 8115), 
2 
showed mobilities around 70 cm /Vs, quite contrary to expectations because of the 
large content of inpurities in the gold layers. 
B. PHOTO-RESISTIVITY MEASUREMENTS 
Although mobility measurements did not provide any clues to contamination effects, 
the degree of photo-sensitivity indicates some correlation between the mode of prep- 
aration and semiconductor property. Aluminum electrodes forming a 200 mils by 
1 mil channel were vacuum-deposited onto CdS layers prepared under conditions as  
described above. When exposed to the light level of the ambient illumination in the 
laboratory, the following currents were measured at a channel voltage of 10 V: 
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Plain CdS on ceramic wafer 
CdS on top of dielectric 
Cds on top of dielectric and gold gate 
1000 pl 
700 pl 
140 @ 
co-sintered with gold 
co-sintered with 
Although one cannot put too much weight on indi 
CdS layers vary in their photosensitivity from one fabrication run to the next, it 
seems reasonable that the presence of "foreignr1 materials during the CdS sintering 
procedure is detrimental to the quality of the fabricated device. Further work in this 
area is important in order to gather more data which can lead to solutions to the 
materials interface problems. 
C. ELECTRON MICROSCOPE PHOTOGRAPHS 
A scanning electron-beam microscope was used to photograph the surfaces of the 
CdS layers prepared as outlined in Section IV. A. at a linear magnification of 5000X 
(see Fig. 19). A s  can be clearly seen, a marked difference in the surface texture 
exists between the surface of the CdS on top of the dielectric layer (Fig, 19b) o r  co- 
sintered with the dielectric layer (Fig. 19c) and the surface of the rest of the samples. 
It appears that part of the BaTiOQ has diffused through the CdS layer, thus causing a 
substantially reduced surface roughness. 
D . ,  X-RAY DIFFRACTION 
A l l  samples described in Section IV. A, including a sample with CdS fired on top 
of a gold layer (DuPont No. 8115), were subjected to X-ray diffraction tests. This 
procedure probes the material near the surface within a few micrometers. None of 
the graphs obtained shows any correlation between mode of fabrication and diffraction 
pattern to conform with the evidence found in Section IV. C .  
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e. Surface of printed CdS layer co-sintered with 
fired gold layers (SOOOX). 
Fig. 19. Surfaces of TFT structures that were investigated. 
E. MASS SPECTROSCOPIC ANALYSIS 
The most accurate summary of ingredients and contaminants present in all the 
materials incorporated in the thick film transistor configuration was obtained by 
spark-emission spectroscopy. Five samples, as indicated in the table of Fig. 20, 
were investigated by utilizing a short pulse unidirectional discharge from high- 
purity-gold probes as  a spark source. Of the five sample types listed, only the in- 
sulator on ceramic could not be sparked directly. A special method was used to 
obtain a qualitative identification of the constituents of this sample, but no numerical 
data can be supplied. 
A l l  values in the table shown in Fig. 20 are expressed in parts per million atomic 
(ppMA). It is estimated that the values reported are accurate to within a factor of 
three of the true value. Relative accuracy or  precision is estimated to be f 50% or  
better. 
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Element 
A s  
Br 
Sr 
Pd 
Ag 
Cd 
sn 
Ba 
Pt 
Au  
Pb 
Bi 
sb 
B 
F 
Na 
Mg 
A1 
Si 
P 
S 
c1 
K 
Ca 
Ti 
V 
C r  
Mn 
Fe 
Ni 
c u  
Zn 
Ga 
Ge 
Au on 
Ceramic 
PPMA* Comments 
95 
7 
110 
17 0 
275 
4300 
10 
2100 
3 
Major 
23,000 
100 
>2000 
10 
1000 
500 
2000 
35,000 
1500 
90 
400 
500 
1500 
4500 
35 
170 
-..-- I 
2500 I-Partial 
ND 
12 0 
130 
m 
260 
CdS on 
Ceramic 
PPMA Comments 
10 
7 
ND 
ND 
5 
Major 
3 
40 
m 
ND 
150 
1 
25 
5 
100 
170 
170 
1100 
15 
Major 
3300 
25 
35 
45 
ND 
10 
---- 
---- 
ND 
110 
10 
ND 
Au & Cds on 
Ceramic 
PPMA Comments 
30 
ND 
15 
15 
30 
Major 
10 
1300 
1 
Major 
22,000 
10 
1700 
ND 
170 
50 
170 
1100 
15 
Major 
4100 
90 
500 
450 
10 
40 
---- 
---- 
12 0 
160 
---- 
40 
10 
Nu 
Nu 
I 
I 
I 
CdS & Insulator on 
Ceramic 
PPMA Comments 
3 
2 
ND 
ND 
6 
Major 
1 
450 
ND 
ND 
45 
40 
15 
5 
35 
50 
55 
100 
55 
Major 
1300 
5 
5 
150 
ND 
2 
---- 
---- 
ND 
35 
---- 
ND 
ND 
Nu 
I 
I 
I 
Insulator on Ceramic 
(Qualitative) 
X 
X 
X 
X 
X 
I 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
* PPMA = parts per million (atomic) 
I - Cannot be determined due to spectral interference 
NU - Non-uniform distribution of impurity 
ND - Not detected. (In general, the detection limit for 
impurities in these samples was < 1 ppma. ) 
Fig. 20, Mass  spectrographic analysis of thick film transistor samples. 
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It is obvious that the gold-ceramic combination contains considerably more im- 
purities at higher concentrations than do the other samples. Some of the elements 
found are  due, in whole or in part, to the ceramic sub 
seems to be the major source of impu 
lead and silicon - are due to a lead-glass f r i t  
d 
with CdS plus insulator on ceramic, it can be seen that the insulating material (barium 
titanate) contributes relatively little to the impurities found. A s  would be expected, 
elemental concentration of the sample with the gold plus CdS on ceramic combination 
is in the majority intermediate between the samples where only Au or CdS is present. 
ples (a) (plain CdS on the ceramic substrate) with data 
F. CAPACITANCE-VOLTAGE MEASUREMENTS 
A l l  measurements so far dealt exclusively with material properties and charac- 
teristics throughout the thickness of the layers. They did not yield any specific in- 
formation about the semiconductor-insulator interface, It is, however, this interface 
that determines to the largest extent the availability of mobile charges in the TFT 
channel. C-V measurements that are widely used in MOS technology (see Zaininger ) 
were therefore employed in an effort to determine why the TFTs fail  to function. 
5 
Because it is known that a Si0 film vacuum-deposited on top of the screen-printed 
CdS layer provides an interface which makes a semiconducting channel possible, a 
simple CdS-Si0 structure with a vacuum-deposited aluminum contact on the CdS and a 
mercury probe on the Si0 was investigated first. A typical C-V curve is shown in 
Fig. 21. The measurement was carried out under bright illumination in order to mini- 
mize the series resistance of the CdS layer. A s  can be seen, the curve represents 
the characteristics of a typical n-type semiconductor with a relatively sharp transition 
at  the zero-bias axis. (It is assumed that the stoichiometrically excessive cadmium 
provides the donors in the form of interstitial impurities. ) The sharpness of the 
capacitance change indicates the absence of a high density of trap levels at the inter- 
face; the fact that the step occurs at the zero-bias axis indicates that no positive ionic 
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Fig. 21. C-V curve of a plain Cds-Si0 interface showing n-type 
semiconductor characteristics. 
charges are generated within the Si0 film (Quantitative statements concerning dopant 
densities, etc. a re  difficult to derive because of the illumination-dependent series 
resistance of the CdS layer. ) 
Additional samples were tested, consisting, for example, of a Au-CdS-Si0 con- 
figuration (see Fig. 22). This C-V curve shows a profound change, deviating com- 
pletely from n-type characteristics. It is very difficult to interpret this type of curve 
which resembles a p-type materials characterization. The only conclusion that can 
be drawn is that the n-type semiconductor characteristics as observed with the CdS- 
Si0 configuration have completely disappeared. 
Further measurements of samples consisting of a barium-titanate layer, with or 
without an additional gold layer, do not show any capacitance change at all at bias 
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Fig. 22. C-V curve of a CdS-Si0 interface on top of a printed Au layer, 
voltages from +20 to -20 volts. Even the CdS-Si0 interface with a titanate layer under- 
neath the CdS layer does not show any sign of a mobile charge. 
Efforts to improve the capacitance data by applying vacuum-deposited aluminum 
contacts, several square millimeters in size, on top of the insulators and semicon- 
ductors did not produce any better results because of large amounts of leakage current 
that were due to poor insulation characteristics of the Si0 films. Structures of 
BaTiOQ layers used as dielectric with aluminum contacts did not show any capacitance 
variation either. 
In summary, no insulator- semiconductor combination gave any positive results 
regarding mobile charges other than the well-known CdS-Si0 structure on top of a 
ceramic wafer without any other additional materials. This observation is believed 
to be a result of material contamination, surface roughness, and other material 
interface problems that are discussed in Section VI, Conclusions. 
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Section VI 
CONCLUSIONS A 
The potential of a randomly oriented screen-printed polycryst ne n-type cadmium- 
sulfide layer as a basis for insulated-gate field-effect devices has been established and 
has been realized by the fabrication of TFTs with vacuum-deposited source, drain, 
gate electrodes and gate insulator. 
The attempt to fabricate analogous active devices consisting exclusively of screen- 
printed layers has not been successful to date. The reasons for the impossibility of 
generating a source-drain current at or near the semiconductor-insulator interface 
and subject to gate-field modulation can be summarized as follows: 
1. 
2. 
The application of a fired barium-titanate layer as a gate insulator produces 
a semiconductor-insulator interface presumably with a high density of sur- 
face states as indicated by C-V curve tests. Since it is probable that the 
ferro-electric domains in the titanate with associated electric field intensi- 
ties is equal to or higher than those produced by the gate voltage, it is un- 
likely that effective field modulationwill be achieved even in the absence of 
other trap levels. In addition, the inherent surface roughness of both layers, 
CdS and BaTi03 , which is higher by several orders of magnitude than the 
effective semiconducting channel depth, inhibits the formation of an adequate 
interface in a strictly topological sense. 
A s  shown by the mass spectroscopic analysis, contamination from com- 
mercial inks used in this process is exceedingly high. Since a concentration 
of 1 ppma is equivalent to an impurity density of 4 x 10l6 atoms per cm3 , 
one can easily see that only a very small part of these contaminants can 
generate enough trap levels to completely block the gate field with immobile 
charges. The application of high temperatures during the various firing and 
sintering steps aggravates this situation further, since diffusion constants 
increase considerably with temperature. 
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The precision printing technique developed during this program has proven 
successful. The printing apparatus construc and print makes it possible to 
miniature patterns with close to f 1-mil accuracy, It is expected that even better 
accuracy can be achieved by er 
For further development work in the f i  
therefore recommended that methods to eliminate the unfavorable conditions due to 
the roughness of the semiconductor-insulator interface be studied. These studies 
should include an evaluation of different materials and/or different modes of deposi- 
tion. Further, an attempt should be made to minimize the contaminants by using 
only highly purified materials. 
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